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I. INTRODUCTION 
There have been extensive studies on fabricating high-quality and reliable thin gate dielectrics 
for MOS applications in VLSI technology. Nitrogen incorporation into the gate oxide is one of the 
promising methods to achieve excellent immunity to hot-camer degradation, and effective diffusion 
barrier against dopants. Many techniques have been proposed [l-41, and among these, reoxidized 
NH3-nitrided S i 0 2  and N20-based dielectrics have received most attention. Compared with NH3- 
based processes, the N20-based processes have an important advantage in addition to the process 
simplicity, i.e., the absence of any hydrogen-related species during processing, which are believed 
to be the cause of an increase in electron traps in the gate oxide [SI. In this paper, electrical 
characteristics and reliability of n-MOSFETs under DC/AC stress are investigated and results are 
compared among the devices with gate dielectrics fabricated by different techniques. 
11. EXPEFUMENTAL 
n-MOSFETs were fabicated on p-type (100)-oriented silicon wafers (8-10 Qcm) by a 
conventional polysilicon self-aligned MOS process. Four kinds of gate dielectrics were prepared 
as  shown in Table 1. All gate oxides were finally annealed in N2 at 950°C for 25  min. Oxide 
thickness was measured by CV technique, the value is 94br for N20-grown oxide, and 99A for 
other gate oxides. No passivation film was used. Devices with lpm/60pm effective channel 
lengtwwidth were used in this work. 
111. RESULTS AND DISCUSSION 
Drain current and transconductance versus gate drive measured in linear and saturation regions 
(Vd=SOmV and 3 . W )  are shown in Fig.] and Fig.2 respectively. Devices with control (OX) and 
N20-grown (N20G) gate oxides exhibit better subthreshold slopes (- 125 mV/decade for N20- 
grown oxide and -150 mV/decade for control gate oxide) than the NO device (-250 mV/decade), 
as can be seen from Fig.l(a). This agrees well with the interface state density values obatined from 
MOS capacitors using CV techniques. ( - 1 . 5 ~ 1 0 1 ~  cm-2-eV'1 for OX and N20-grown oxides 
and - 3 ~ 1 0 ~ ~  cm-'*eV-l for NO oxide). Fig.l(b) shows that the Gm of the device with N20- 
grown gate oxide is improved in both the low and high Vg regions comparing to the control (OX) 
device. This result is different from that in the device with NH3-nitrided (NO) gate oxide [l], [6] ,  
where Gm is improved only in the high Vg region but degraded in the low Vg region, also shown in 
Fig.l(b). The degradation of G, in NO device in the low Vg region was attributed to Coulombic 
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scattering due to nitridation-induced fixed-charge, interface state charge, and/or near-interface 
electron trapping [7]. The near-interface bulk electron traps can capture electrons tunneled from 
the channel regions, and thus reduce the density of channel mobile charge. In addition, those 
trapped electrons serve as additional Coulombic scattering centers, thus the electron mobility is 
reduced. One possible reason for Gm improvement in the low Vg region for N20G device is due to 
the improved charge trapping property demonstrated by small gate voltage shift during constant 
current stress [8] .  This is also verified by the better stability of N20G device under channel hot- 
electron injection as presented in Fig.4. Another possible reason is the effect of residual mechanical 
stress [ 11. N20-based oxide is supposed to have less compressive stress due to the compensating 
tensile stress effect through nitrogen incorporation at the interface. Fig.Z(a) and (b) illustrate the 
improved current drivability (Id) and transconductance (Gm) in the saturation region (Vd=3.SV) 
for n-MOSFET with N20-grown gate oxide, as compared to the control and NO devices. Similar 
results were reported in [9] for n-MOSFET with N20-nitrided gate oxide. It is worth noting that 
Gm starts io degrade beyond Vg-Vt - 3V for the N20G device. This may result from pn,eff 
degradation at higher vertical field [lo]. In Fig.3, better characteristics of N20G device than OX 
device were confirmed, especially under high Vg. Even under low Vg, the drivability is comparable 
to that of the pure gate oxide sample. This is different from the RONO device, which exhibits 
lower current drivability under low gate drive voltage [ l l ] .  
Presented in Fig.4 is the stress-rime dependence of VI and G, instability induced by channel 
hot-carrier stress (CHCS). The stress condition was chosen to result in channel hot-electron 
injection into the gate oxide (vg=vd="). Vt shift is much smaller for the RON0 and N20G 
devices than the control device, implying electron trapping is significantly suppressed by the 
nitridation steps. The n-MOSFET with N2O-grown gate oxide shows the least AG,, indicating 
improved interface hardness against CHCS. The improved interface hardness and suppressed 
electron trapping are believed to be due to interfacial strain relaxation as  well as  substitution of Si- 
0 bonds with stronger Si-N bonds through the formation of oxynitride (SiOxNy) [12], and the 
elimination of H-related species during the N20  nitridation process. 
Fig.5 depicts Vt shifts for OX, RONO and N2OG gate oxide devices subjected to A C  stress 
and then DC stress continuously. As can be seen clearly that N 2 0  device has very stable VI under 
the whole combined A C D C  stress, while OX device has a slight Vt increase (-37mV) in the A C  
stress session, but a very large increase in V, (-41OmV) in the subsequent DC stress, which results 
from channel hot electron injection. I t  should be noted that the VI shift here during D C  stress 
session is even larger than that shown in Fig.4(a) (-210mV) for fresh OX device, although lower 
stress voltage (vg=vd=Sv) was employed, suggesting large amount of electron traps was created 
during the AC stress in the pure thermal gate oxide. On the other hand, the same AC stress did not 
geneme any signjficant amount of electron traps in the RONO and N20-grown gate oxide, 
indicating device reliability with nitrided gate oxides is also enhanced under dynamic stress. Again, 
N20-grown oxide behaves even better than reoxidized NHpitr ided oxide. 
IV. CONCLUSION 
N 2 0  nitridation is a more promising technique to incorporate nitrogen into gate oxide than 
NH3 nitridation both from the view of electrical performance and stability under CHCS and 
dynamic stress. 
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Fig.1. (a) Id and @) Gm measured at linear region (Vd=50m\, as a function of gate drive for n-MOSFETs 
(Leff/Weff=1.0/60 pn) with connol(OX), NHpitrided (NO), and N20-grown (NXXi) thermal gate oxides. 
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Fig.2. (a) Id and (b) Gm measured at saturation region (Vd=3.SV) for n-MOSFETs with control (OX), NH3-nitrided 
(NO), and N2O-grown (N20G) thermal oxides. 
Fig.3. Id - Vd characteristics. Dot lines for N2OG 
device, and solid lines for control (OX) device. 
FigS. VI shifts versus stress time during AC stress and 
subsequent DC stress for OX, RONO, and N20G devices. 
For A C  stress, Vd = SV and Vg was pulsed between 
Vgl =OV and Vgh = 5V at a frequency of 1M)kHz with 
50% duty cycle squarewave. For DC sires, Vg=Vd=5V 
Fig.4. Stress-time dependence of (a) VI shift and (b) Gm degradation under channel hot electron s i r e s  
(Vg=Vd=7V) for n-MOSFETs (Leff/Weff=1/60~m) with control (OX), reoxidized NHg-nitrided (RONO), 
and N20-grown (N20G) thermal oxides. 
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